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Abstract. Program analysis is on the brink of mainstream usage in embedded systems development. Formal veri-
fication of behavioural requirements, finding runtime errors and test case generation are some of the most common
applications of automated verification tools based on bounded model checking (BMC). Existing industrial tools for
embedded software use an off-the-shelf bounded model checker and apply it iteratively to verify the program with
an increasing number of unwindings. This approach unnecessarily wastes time repeating work that has already been
done and fails to exploit the power of incremental SAT solving. This article reports on the extension of the software
model checker CBMC to support incremental BMC and its successful integration with the industrial embedded soft-
ware verification tool BTC EMBEDDEDTESTER. We present an extensive evaluation over large industrial embedded
programs, mainly from the automotive industry. We show that incremental BMC cuts runtimes by one order of magni-
tude in comparison to the standard non-incremental approach, enabling the application of formal verification to large
and complex embedded software. We furthermore report promising results on analysing programs with arbitrary loop
structure using incremental BMC, demonstrating its applicability and potential to verify general software beyond the
embedded domain.
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1. Introduction
Recent trend estimation [GKF+12] in automotive embedded systems indicates ever growing complexity of computer
systems, providing increased safety, efficiency and entertainment satisfaction. Hence, automated design tools are vital
for managing this complexity and supporting the verification processes in order to satisfy the high safety requirements
stipulated by safety standards and regulations. Similar to the developments in hardware verification in the 1990s,
verification tools for embedded software are becoming indispensable in industrial practice for hunting runtime bugs,
checking functional properties and test suite generation [FWA09]. For example, the automotive safety standard ISO
26262 [ISO11] requires the test suite to satisfy modified condition/decision coverage [HVCR01] – a goal that is
laborious to achieve without support by a model checker that identifies unreachable test goals and suggests test vectors
for difficult-to-reach test goals.
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In this article, we focus on the application of Bounded Model Checking (BMC) to this problem. The technique is
highly accurate (no false alarms) and is furthermore able to generate counterexamples that aid debugging and serve as
test vectors. The increasing power of SAT solvers has made this technique scale to reasonably large programs and has
enabled industrial application.
In BMC, the property of interest is checked for traces that execute loops up to a given number of times k . Since
the value of k that is required to find a bug is not known a-priori, one has to try increasingly larger values of k until a
bug is found. The analysis is aborted when memory and runtime limits are exceeded.1
Industrial verification tools based on BMC, such as BTC EMBEDDEDTESTER, use an off-the-shelf Bounded
Model Checker and, without additional information about the program to be checked, apply it in an iterative fashion:
k=0
while true do
i f BMC( program , k ) f a i l s then
return counterexample
f i
k++
od
This basic procedure offers scope for improvement. In particular, note that the Bounded Model Checker has to
redo the work of generating and solving the SAT formula for time frames 0 to k when called to check time frame
k + 1. It is desirable to perform the verification incrementally for iteration k + 1 by building upon the work done for
iteration k .
Incremental BMC has been applied successfully to the verification of hardware designs, and has been reported
to yield substantial speedups [Str01, ES03b]. Fortunately, the typical control-loop structure of embedded software
resembles the monolithic transition relation of hardware designs, and thus strongly suggests incremental verification
of successive loop unwindings. However – to our knowledge – none of the software model checkers for C programs
that have competed in the recent Software Verification Competitions implement such technique that ultimately exploits
the full power of incremental SAT solving [WKS01, ES03a].
Contributions. The primary contribution of this article is mainly experimental. We quantify the benefit of incremental
BMC in the context of the verification of industrial embedded software. To this end,
1. we survey the requirements for state-of-the-art embedded software verification tools, briefly summarise the under-
lying theory of the used techniques, and highlight the challenges faced when applying them to industrial code;
2. we present the first industrial-strength implementation of incremental BMC in a software model checker for ANSI-
C programs combining symbolic execution, slicing and incremental SAT solving;
3. we report on the successful integration of our incremental Bounded Model Checker in the industrial embedded
software verification tools BTC EMBEDDEDTESTER and EMBEDDEDVALIDATOR where it is used by several
hundred industrial users since version 3.4 and 4.3, respectively;
4. we give a comprehensive experimental evaluation over a large set of industrial embedded benchmarks, mainly
from the automotive industry, that quantify the performance gain due to the incremental approach in a BMC-based
tool: incremental BMC outperforms the winner of the TACAS 2014 Software Verification Competition [KT14] by
one order of magnitude;
5. we formulate the encoding of the incremental BMC problem as a system of recurrence equations, and extend it to
include incremental formula refinements; and
6. in order to demonstrate the potential of incremental BMC for general, non-embedded programs, we implement two
loop unwinding strategies for handling programs with multiple loops incrementally and compare their performance
on benchmarks from the Software Verification Competition.
This article is an extended version of the paper [SKB+15] and extends it with contributions (5) and (6).
1 One can stop unwinding when the completeness threshold [KS03, KOS+11] of the system is reached, but this threshold is often impractically
large.
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Fig. 1. Tool chain for embedded software development in the V model
2. Verification of model-based embedded software
Recent safety standards, e.g. ISO-26262 [ISO11], cover model-based development and testing techniques for early
simulation, testing and verification, and recommend back-to-back testing for showing simulation equivalence be-
tween a high-level model and corresponding production code. In the automotive industry, model-based developmen-
t including automatic code generation is well-established. In particular, SIMULINK2 for functional modelling and
TARGETLINK3 for automatic code generation from these models are prominent representatives. SIMULINK DESIGN-
VERIFIER,4 BTC EMBEDDEDTESTER,5 REACTIS,6 and RT-TESTER7 are exemplars of tools that complement the
software development tool chain for formal verification of safety requirements against design models. These tools are
also used for testing, namely, requirement-based and back-to-back testing, including automatic test vector generation
for structural coverage criteria.8
An example of an embedding of this tool chain into the V model, the software development model suggested by
ISO-26262, is illustrated in Fig. 1. Tools such as BTC EMBEDDEDVALIDATOR support the automation of formally
verifying the requirements against the design model. On lower levels, automated test generation tools such as BTC
EMBEDDEDTESTER help validate the implementation in the unit and integration test phases.
In this article, we focus on the verification of C code generated from these models. To this end, we illustrate
the characteristics of this verification problem with the help of a well-known case study (Sect. 2.2) and explain the
workflow and principal techniques that a state-of-the-art verification tool for embedded software uses.
2.1. Requirements and challenges
In the setting above, verification tools have two main applications: (1) proving/disproving safety properties, and
(2) covering test goals or proving their unreachability. BMC-based verification engines are a perfect fit for both appli-
cations because they can be used to find counterexamples and prove properties by k -induction. Fig. 2 illustrates the
schematic architecture of such tools. They consist of a frontend that interacts with the user and a verification back-
end that performs the actual analysis. To achieve good usability of such a tool, it is important to hide the underlying
technical details of the verification backend from the user.
Verification tools, such as BTC EMBEDDEDVALIDATOR, target application (1). They take as inputs the source
code (or a design model) and a specification, typically a set of predefined properties, e.g. to check for common runtime
errors such as overflows or division-by-zero, or user-defined properties that formalise functional requirements. The
properties are then instrumented into the source code (or design model), typically on the level of an intermediate
representation. We will give an illustrative example for such an instrumentation in Sect. 2.4. The instrumented code is
then checked by a model checker. The frontend reports to the user whether properties have been proved or disproved.
In the latter case, the model checker provides a counterexample that is reported to the user for debugging.
2 http://www.mathworks.co.uk/products/simulink/.
3 http://www.dspace.com/en/pub/home/products/sw/pcgs/targetli.cfm.
4 http://uk.mathworks.com/products/sldesignverifier.
5 http://www.btc-es.de/index.php?lang=2.
6 http://www.reactive-systems.com.
7 https://www.verified.de/products/rt-tester.
8 The topic of model-based testing methods is discussed in detail in a range of surveys [CRT10, NT10, PdSSM12].
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Fig. 2. Typical architecture of a model checker for embedded software
Application (2) is addressed by test generation tools, e.g. BTC EMBEDDEDTESTER. Their input is the source code
and a coverage criterion, e.g. MC/DC (Modified Condition/Decision Coverage) [HVCR01]. MC/DC requires that test
executions reach not only each function entry and function exit and both outcomes of a decision (both branches of
if-then-else), but they also have to show that each basic Boolean condition (that is part of a more complex Boolean
decision) independently affects the outcome of the decision. Similar to properties, these coverage criteria are instru-
mented into the code as test goals whose reachability is to be proven by the model checker. The counterexamples
provided by the model checker are then transformed into a test suite and presented to the user.
Embedded C code has to meet many conflicting requirements like real-time constraints, low memory footprint and
low energy consumption. Code generators offer options to perform certain optimisations towards these goals, often to
the detriment of code size (and also readability for humans). The observer instrumentation9 to encode properties and
identify the test goals corresponding to code-coverage criteria such as MC/DC produces a non-negligible overhead in
the size of the code but introduces little semantic complexity. When using BMC, the size of the SAT formula built from
a program further increases whenever internal loops need to be unwound. File sizes of 10 MB and more are common,
which poses difficulties to many tools already when parsing the source code and encoding the program into a SAT
formula, mostly due to inefficient data structures. Incremental BMC helps reduce formula sizes and peak memory
consumption (see Sect. 4.2) by incremental formula generation and solving.
In practice, many loop unwindings may be needed to detect errors and reach certain tests goals (more than 100
for some of our industrial benchmarks, see Sect. 4.2). Non-incremental bounded model checking repeats work such as
file parsing, loop unwinding, SAT formula encoding and discards information learnt in the SAT solver every time it
is called and so gives away an enormous amount of performance. This effect exacerbates the cost of large unwinding
limits that may be needed.
The main challenge addressed by this article is to exploit all the benefits of incrementality in BMC and to sig-
nificantly enhance performance of its integration with an industrial-strength embedded verification and test-vector
generation tool, namely BTC EMBEDDEDVALIDATOR and EMBEDDEDTESTER. The impact of this successful tech-
nology transfer is demonstrated on original industrial embedded software.
2.2. Case study: fault-tolerant fuel control system
The Fault-Tolerant Fuel Control System10 (FUELSYS) for a gasoline engine, originally introduced as a demonstration
example for MATLAB SIMULINK/STATEFLOW and then adapted for dSPACE TARGETLINK, is representative of a
variety of automotive applications as it combines discrete control logic via STATEFLOW with continuous signal flow
expressed by SIMULINK or TARGETLINK and thus establishes a hybrid discrete-continuous system. More precisely,
the control logic of FUELSYS is implemented by six automata with two to five states each, while the signal flow is
further subdivided into three subsystems with a rich variety of SIMULINK/TARGETLINK blocks involving arithmetic,
lookup tables, integrators, filters and interpolation (Fig. 3).
9 The observer instrumentation consists of adding a series of flags to the original source code that enables the analysis tool to determine exactly
what parts of the code are exercised.
10 http://www.mathworks.co.uk/help/simulink/examples/modeling-a-fault-tolerant-fuel-control-system.html.
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Fig. 3. The SIMULINK diagram for the Fault-Tolerant Fuel Control System (without the plant model)
The system is designed to keep the air-fuel ratio nearly constant depending on the inputs given by a throttle sensor,
a speed sensor, an oxygen sensor (EGO) and a pressure sensor (MAP). Moreover it is tolerant to individual sensor
faults and is designed to be highly robust, i.e. after detection of a sensor fault the system is dynamically reconfigured.
Properties of interest. The key functional property for FUELSYS is that for each of the four sensor-failure scenarios
the air-fuel ratio reaches a given range around a set target ratio within a given bounded time span. Simulation-based
approaches show that FUELSYS is indeed fault-tolerant in each case of a single failure: the air-fuel ratio can be
regulated after a few seconds to about 80% of the target ratio. In addition to functional testing of industrial embedded
software, safety standards call for structural testing of the production code before release deployment. In Sect. 2.4, we
give a brief overview about such standards and the state of practice of their implementation in industry.
2.3. Structure of generated code
Many modelling languages follow the synchronous programming paradigm [Hal93], which is well-suited for mod-
elling time-triggered systems, in which tasks (subsystems of the model) execute at given rates. Code generation for
such languages produces a typical code structure, which corresponds essentially to a non-preemptive operating sys-
tem task scheduler. Most code generators provide the scheduler for time-triggered execution or code to interface with
popular real-time operating systems. In either case, the functionality corresponds to the following pseudo code:
1 void main ( ) {
2 s t a t e s ; inputs i ; outputs o ;
3 i n i t i a l i z e ( s ) ;
4 while ( t rue ) { / / main l o o p
5 i = read inputs ( ) ;
6 ( o , s ) = compute step ( i , s ) ;
7 wri te outputs ( o ) ;
8 wait ( ) ; / / wa i t f o r t i m e r i n t e r r u p t
9 }
10 }
The distinguishing characteristic of such a reactive program is its unbounded main loop, which we will analyse
incrementally. All other loops contained within that loop, e.g. to iterate over arrays or interpolate values using look-up
tables, have a statically bounded number of iterations and can be fully unwound.
2.4. Analysis with BMC and k -induction
Property instrumentation. Formal verification requires formalisations of high-level requirements, often using ob-
server Bu¨chi automata [Bue62] with a dedicated ‘error state’ generated from temporal logic descriptions. Test vector
generation is done for code-coverage criteria such as branches, statements, conditions and MC/DC of the production C
code. For FUELSYS, for example, MC/DC instrumentation yields 251 test goals. The properties to be verified or tested
have in common that they can be reduced to a reachability problem. In formal verification of safety properties, we
prove that the error state is unreachable, whereas the aim of test vector generation is to obtain a trace that demonstrates
reachability of the goal state.
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To validate whether the air-fuel ratio in the FUELSYS controller is regulated after a few seconds to be within
some margin of the target ratio, one has to instrument the reactive program, as sketched above, with an observer
implementing the asserted property. For instance, consider the requirement “If some sensor fails for the first time then
within 10 s the air-fuel ratio will always stay between the range of 80–120% of the target ratio.” The code fragment
for an observer for this requirement may look as follows:
1 / / d e t e c t i o n o f f i r s t s e n s o r f a i l u r e
2 i f ( s e n s o r f a i l == 1 && obse rve ra t i o == 0) {
3 / / i n i t i a l i z e o b s e r v e r v a r i a b l e s
4 obse rve ra t i o = 1 ;
5 counter = 0 ;
6 v io la t ed = 0 ;
7 }
8 i f ( ob se rve ra t i o == 1) { / / o b s e r v a t i o n mode
9 i f ( counter >= 10 &&
10 ( a i r f u e l r a t i o < 0 .8∗ t a r g e t r a t i o | |
11 a i r f u e l r a t i o > 1 .2∗ t a r g e t r a t i o ) )
12 v io la t ed = 1 ;
13 counter ++;
14 }
15 a s s e r t ( v io l a t ed == 0 ) ; / / s a f e t y p r o p e r t y
In order to verify that the above property actually holds, one has to show that the assertion in the observer code is
always satisfied. We use BMC for refutation of the assertion, and k -induction for proving it.
Bounded model checking. We model a reactive program, as given in Sect. 2.3, as a transition system with initial
states φ (function initialize) and a deterministic transition function T : (s, i ) → s ′ that maps a state s and an input
i to a resulting state s ′ (function compute step; w.l.o.g. we assume that the outputs are part of the state in order to
simplify the notation). BMC [BCCZ99, CBRZ01] can be used to check the existence of a path π  〈s0, s1, . . . , sk 〉 of
length k between two states s0 and sk belonging to sets respectively described by φ and ψ . This check is performed
by deciding satisfiability of the following formula using a SAT or SMT solver:
φ(s0) ∧
⎛
⎝ ∧
0≤j<k
T (sj , ij , sj+1)
⎞
⎠ ∧ ψ(sk ) (1)
If the solver returns the answer “satisfiable”, it also provides a satisfying assignment to the variables (s0, i0, s1, i1, . . . ,
sk−1, ik−1, sk ). The satisfying assignment represents one possible path π  〈s0, s1, . . . , sk 〉 from φ to ψ and identifies
the corresponding input sequence 〈i0, . . . , ik−1〉. Hence, BMC is useful for refuting safety properties (where φ gives
the set of initial states and ψ defines the error states) and generating test vectors (where ψ defines the test goal to be
covered). In the latter case, the initial state s0 together with the input sequence 〈i0, . . . , ik−1〉 is a test vector.
Unbounded Model Checking by k-Induction. BMC can prove reachability, whereas unreachability can be shown
using induction. Let us first define the notion of an invariant. The predicate ¬ψ is an (inductive) invariant, i.e., it holds
in all reachable states, if each of the following two formulae, base case (BC) and induction step (SC), are valid.
(BC) ∀ s : φ(s) ⇒ ¬ψ(s)
(SC) ∀ s, i , s ′ : ¬ψ(s) ∧ T (s, i , s ′) ⇒ ¬ψ(s ′) (2)
The base case states that the initial state must be part of the invariant, and the step case ensures that all states are
transitively reachable through the transition relation are also in the invariant. By negating each of the above formulae
we obtain an equivalent condition: ¬ψ is an invariant if the two following formulae are unsatisfiable.
(BC) ∃ s : φ(s) ∧ ψ(s)
(SC) ∃ s, i , s ′ : ¬ψ(s) ∧ T (s, i , s ′) ∧ ψ(s ′) (3)
Both formulae are satisfiability problems (the existential quantifiers are usually omitted) that can be decided with the
help of a SAT (or SMT) solver.
Incremental bounded model checking for embedded software
The property of interest is often not inductive, however, and the check above fails. An option is to strengthen the
property, e.g., using auxiliary invariants obtained using an abstract interpreter. Furthermore, the criterion above can be
generalised to k -induction [SSS00, ES03b, HT08, DHKR11]: The predicate ¬ψ is a k -inductive invariant, i.e., it holds
in all reachable states, if each of the following two formulae, base case (BC) and induction step (SC), are unsatisfiable
for a given k (assuming that we have already checked for up to k − 1):
(BC) φ(s0) ∧
(∧
0≤j<k ¬ψ(sj ) ∧ T (sj , ij , sj+1)
)
∧ ψ(sk )
(SC)
(∧
0≤j≤k ¬ψ(sj ) ∧ T (sj , ij , sj+1)
)
∧ ψ(sk+1)
(4)
The base case checks if the formula is unsatisfiable, when this occurs we say that ¬ψ holds in the first k steps. The
induction step checks if we can conclude from the invariant holding over any k consecutive steps that it holds for the
(k + 1)st step. If the base step fails, i.e. above formula is satisfiable and a counterexample is given, we have refuted
the property. If the base case holds and the induction step fails, we do not know whether ¬ψ is invariant. Only if both
formulae hold we have proved that ¬ψ is invariant.
Both base step and induction step are essentially instances of BMC: starting from the initial state φ for the base
case, and starting from any state for the induction step. Thus, similar to BMC, k -induction can be applied by using a
sequence of increasing values for k .
3. Incremental BMC
In this section, we explain the technical background of incremental SAT solving and how it is employed in our imple-
mentation of incremental BMC.
3.1. Incremental SAT solving
The first ideas for incremental SAT solving date back to the 1990s [Hoo93, SS97, KWSS00]. The question is how
to solve a sequence of similar SAT problems while reusing effort spent on solving previous instances. The authors
of [Str01, WKS01] identify conditions for the reuse of learnt clauses, but this requires expensive book-keeping, which
partially saps the benefit of incrementality. Obviously, incremental SAT solving is easy when the modification to the
CNF representation of the problem makes it grow monotonically. This means that if we want to solve a sequence of
(increasingly constrained) SAT problems with CNF formulae (k ) for k ≥ 0 then (k ) must be growing monotoni-
cally in k , i.e. (k + 1)  (k ) ∧ ϕ(k ) for CNF formulae ϕ(k ). Removal of clauses from (k ) is trickier, as some
of the clauses learnt during the solving process are no longer implied by the new instance, and need to be removed
as well. This requires additional solver features like solving under assumptions [ES03b], which is the most popular
approach to incremental SAT solving: assumptions are temporary assignments to variables that hold solely for one
specific invocation of the SAT solver. We will see that incremental BMC requires a non-monotonic series of formulae.
In Sect. 3.2, we will explain how SAT solving under assumptions allows us to emulate the removal of clauses.
An alternative approach is to use SMT solvers. SMT solvers offer an interface for pushing and popping clauses
in a stack-like manner. Pushing adds clauses, popping removes them from the formula. This makes the modification
of the formula intuitive to the user, but the efficiency depends on the underlying implementation of the push and pop
operations. For example, in [GW14] it was observed that some SMT solvers (like Z3) are not optimised for incremental
usage and hence perform worse incrementally than non-incrementally.
The bounded model checker that we are using, CBMC [CKL04], itself implements powerful bitvector decision
procedures that use a SAT solver such as MINISAT2 [ES03a] as a backend solver. For SAT solvers, solving under
assumptions is the prevalent method, hence we will focus on this technique in the sequel.
3.2. Incremental BMC
We will now discuss which aspects have to be taken into account when implementing an incremental approach in
a software Bounded Model Checker. We will show that symbolic execution and slicing can be performed without
interfering with the requirement of monotonic formula construction for incremental SAT solving, whereas incremental
unwinding and transition function refinements require solving under assumptions.
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Following the construction in [ES03b] for finite state machines, incremental BMC can be formulated as a sequence
of SAT problems (k ) that we need to solve:
(0) : φ(s0) ∧ ((0) ∨ α0)
with assumption ¬α0
(k + 1) : (k ) ∧ T (sk , ik , sk+1) ∧ αk ∧ ((k + 1) ∨ αk+1)
with assumption ¬αk+1
(5)
where (k ) is the disjunction
∨
0≤j≤k ψ(sj ) of error states ψ(sj ) to be proved unreachable up to iteration k . This
disjunction means that the verification fails if at least one of the error states is reachable. Since the number of disjuncts
in the disjunction
∨
0≤j≤k ψ(sj ) grows in each iteration, our problem is not monotonic: one has to remove (k ) when
adding (k+1) because (k ) subsumes (k+1). This issue can be solved with the help of solving under assumptions.
In iteration k , the αk is assumed to be false, whereas it is assumed true for iterations k ′ > k . This has the effect that in
iteration k ′ the formula ((k ) ∨ αk ) becomes trivially satisfied. Hence, it does not contribute to the (un)satisfiability
of (k ′), which emulates its deletion.11
Symbolic execution. In the case of software analysis, the unfolding scheme (5) results in large formulae and would
be highly inefficient. In practice, software model checkers use symbolic execution in order to exploit, for example,
constant propagation and pruning branches when conditionals are infeasible, while generating the SAT formula and
thus reducing its size. This means that the formula describing T is the result of symbolic execution, and that formulae
T and  are actually dependent on k . Fortunately, this does not affect the correctness of the above formula construction
and we can replace T by Tk in (5) and ψ by ψk in the definition of (k ). Tk denotes the transition formula obtained
by symbolic execution of the k th time frame (i.e. unwinding), and ψk the assertions collected for this time frame.
Slicing. Another feature used by state-of-the-art software model checkers is slicing: The purpose of slicing is, again,
to reduce the size of the SAT formula by removing (or better: not generating) those parts of the formula that have no
influence on its satisfiability. There are many techniques how to implement slicing with the desired trade-off between
runtime efficiency and its formula pruning effectiveness [HH01, Tip94].
Slicing is performed relative to (k ). We know that the number of disjuncts ψ(sj ) in  is growing monotonically
with k . Hence, we will show that, assuming that our slicing operator is monotonic, we obtain a monotonic formula
construction:
The transition formula Tk for each time frame k obtained by symbolic execution is a conjunction
∧
τ∈M τ of
subrelations τ (e.g., formulae corresponding to program instructions). We use M to denote the set of these subrelations
τ . The slicing operator slice selects a subset of M . The operator slice is monotonic iff for all sets of subrelations
M1,M2 the following holds: M1 ⊆ M2 ⇒ slice(M1) ⊆ slice(M2).
We can then view the conjunction of transition relations for k time frames T̂ (k )  ∧0≤j≤k Tj as
∧
τ∈Mk τ . A slice
T̂ sliced (k ) of T̂ (k ) is
∧
τ∈M ′k τ where M
′
k ⊆ Mk . An incremental slice is then defined as the difference between
T̂ sliced (k + 1) and T̂ sliced (k ):
T slicedk+1 
∧
τ∈M ′k+1\M ′k
τ. (6)
Monotonicity of the formula construction follows from M ′k+1 ⊆ Mk+1 and the assumed monotonicity M ′k ⊆ M ′k+1
of the slicing operator. We can thus replace T by T slicedk in (5). It is worth mentioning that T
sliced
k also contains the
subrelations τ for time steps k ′ < k .
Our slicing operator computes the (syntactic) variable dependency graph for T̂ (k + 1) and obtains M ′k+1 as the
set of all τ which (k + 1) depends on. Moreover, it takes into account that conditionals could trivially evaluate to
false after constant propagation and thus the corresponding branches are not reachable. Then only those τ in M ′k+1 are
added to the formula that have not been in the slice for the previous time frame, resulting in T slicedk+1 .
We give an example in Fig. 4. The middle and right-hand side columns give the instructions that are transformed
into sets of subrelations M1 and M2 in order to build the transition relation T . Note that these subrelations correspond
to the simple program on the left-hand side column. The sets of subrelations M ′1 and M
′
2 are obtained from the non-
greyed instructions in the middle and right-hand side column, respectively. The incremental slice T sliced2 is built from
M ′2 \ M ′1, which corresponds to the bold instructions in the right-hand side column. Note that this incremental slice
takes into account a subrelation (corresponding to instruction y=0) that is in M1, but not in M ′1.
11 For a large number of iterations k , such trivially satisfied subformulas might accumulate as “garbage” in the formula and slow down its resolution.
Restarting the solver at appropriate moments is the common solution to this issue.
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x=0;
y=0;
1: while(1) {
if(x<=0) {
x=x+1;
}
else {
2: y=y+1;
assert(y>0);
}
3: assert(x>0);
}
M1
x=0
y=0
1: if x>0 goto 2
x=x+1
goto 3
2: y=y+1
assert(y>0)
3: assert(x>0)
M2
x=0
y=0
1: if x>0 goto 2
x=x+1
goto 3
2: y=y+1
assert(y>0)
3: assert(x>0)
goto 1’
1’: if x>0 goto 2’
x=x+1
goto 3’
2’: y=y+1
assert(y>0)
3’: assert(x>0)
Fig. 4. Incremental slicing
3.3. Incremental refinements
Incremental SAT solving is also used for incremental refinements of the transition relation T for bitvectors and arrays.
Bitvector refinement. The purpose of bitvector refinement [BKO+07, Bie08, HH08, BKO+09, BB09c, EMA10] is
to reduce the size of formulae encoding bitvector operations. This is especially important for arithmetic operations
that generate huge SAT formulae, e.g. multiplication, division and remainder operations, both for integer and floating-
point variables [BKW09]. Bitvector refinement is based on successive under- and over-approximations. For instance,
under-approximations can be obtained by fixing a certain number of bits, whereas over-approximation make a certain
number of bits unconstrained. If an under-approximation is satisfiable (SAT) or an over-approximation is unsatisfiable
(UNSAT) we know that the non-approximated formula is SAT or UNSAT respectively. Otherwise, the number of fixed
respectively unconstrained bits is reduced until the non-approximated formula itself is checked.
Arrays. To handle programs with arrays, Ackermann expansion is necessary to ensure the functional consistency
property of arrays: ∀ i , j : i  j ⇒ A[i ]  A[j ]. However, adding a quadratic number of constraints (in the size of
the array A) is extremely costly. Experience has shown that only a small number of these constraints is actually used
[PS06].
Hence, it is more efficient trying to solve the SAT formula without these constraints, which is an over-
approximation. Hence, if we get an UNSAT result (a), we know that the solution with the Ackermann constraints
would be UNSAT, too. In case of a SAT result (b), we check the consistency of the obtained model: if it turns out not
to violate consistency, then we know that we have found a real bug. Otherwise (c), we add the violated Ackermann
constraint to the formula. The formula construction is trivially monotonic and we can use incremental SAT solving.
We repeat the procedure until we hit case (a) or (b), which is guaranteed to happen. Some SMT solvers, such as
BOOLECTOR, implement a similar procedure to decide the SMT-LIB array theory [BB09a, BB09b].
Formula construction. Applying above refinements inside an incremental Bounded Model Checker requires using
several incremental formula encodings for (in general, non-monotonic) refinements simultaneously. These refinements
are global over all unwindings, so that in iteration k we have to further refine transition relations Tk ′ from earlier
iterations k ′ < k . We can formalise the incremental formula construction as follows: For iteration k ≥ 0 of incremental
BMC and the 
th refinement:
(0, 0) :φ(s0) ∧ (0(s0) ∨ α0)
with assumption ¬α0
(k + 1, 
) :(k , 
) ∧ (k+1(sk+1) ∨ αk+1) ∧ αk∧(
T ′k+1,
(sk , ik , sk+1) ∨ β

)
with assumptions ¬αk+1 and ¬β

(k , 
 + 1) :(k , 
) ∧ (T ′k−1,
+1(sk−1, ik−1, sk ) ∨ β
+1
) ∧ β

with assumptions ¬αk and ¬β
+1
for k ≥ 1
(7)
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The counter 
 is incremented in each iteration of the refinement loop until convergence, whereas k is incremented when considering the
next time frame. The formulas αk are the assumptions for the incremental extension of the time frames, whereas the formulas β
 are the
assumptions for the refinement iterations.
4. Experimental evaluation
We present the results of our experimental evaluation of incremental BMC and incremental k -induction on industrial programs mainly
from the automotive industry. The goal of this evaluation is to quantify the benefit from an incremental approach in a BMC-based tool
infrastructure.12 The experiments described in Sects. 4.2, 4.2 and 4.4 were performed on a 3.5 GHz Intel Xeon machine with 32 GB of
physical memory running Windows 7 with a time limit of 3600 s. The evaluation on programs with multiple loops (Sect. 4.5) was run on
the StarExec [SST14] cluster infrastructure on 2.40 GHz Intel Xeons running Red Hat Enterprise Linux Workstation release 6.3 (Santiago)
with a timeout of 1800 s and a memory limit of 32 GB.
4.1. Implementation
CBMC. We implement our extension 13 for incremental BMC in the Bounded Model Checker for ANSI-C programs CBMC [CKL04] using
the SAT solver MINISAT2 [ES03a]. CBMC is called in incremental mode using the command line cbmc file.c --incremental.
There is an optimised option for programs with a single unbounded loop (see Sect. 4.2). The following options can be added to enable
specific features of CBMC:
• --no-sat-preprocessor: turns off SAT formula preprocessing, i.e. the MINISAT2 simplifier is not used.
• --slice-formula: slices the SAT formula.
• --refine: enables bitvector refinement.
• --unwind-max k : limits the unwindings of the loop to be checked incrementally to k unwindings. Without this option, CBMC will
not terminate for unsatisfiable instances, i.e. bug-free programs with unbounded loops.
Incremental CBMC can be used with specific options that enables extra features, namely: (i) slicing, (ii) preprocessing, and (iii)
formula-level refinements. The goal of these techniques is to reduce the size of the SAT formula that is being generated. Slicing reduces
the size of the SAT formula by eliminating irrelevant paths of the program. Preprocessing through the MINISAT2 simplifier reduces the
size of the SAT formula after it has been generated, and formula-level refinements perform an incremental build of the SAT formula. More
information regarding the usage of incremental CBMC can be found on the CPROVER wiki page14.
Integration with an industrial-strength embedded verification tool. In the integration of CBMC with BTC EMBEDDEDTESTER and
EMBEDDEDVALIDATOR, a master routine selects the next verification/test goal to be analysed starting from instrumented C code. After
some preprocessing like source-level slicing and internal-loop unwinding the resulting reachability task is given to CBMC. If CBMC is able
to solve the problem within the user-defined time limit, the result, i.e. bounded or unbounded unreachability, or a counterexample in case
of reachability, is reported back to the master process. Otherwise, i.e. in case of a timeout, the CBMC process is terminated but information
about the solved unwindings of the reactive main loop is returned, which frequently is a useful result for the user since it may indicate the
absence of shallow bugs.
To prove unreachability of verification/test goals (properties), k -induction is performed (see Sect. 2.4). For this purpose BTC EMBED-
DEDTESTER generates two source files, one containing the base case, which is a normal BMC problem with the property given as assertion
(cf. Eq. (4) (BC)); in the file for the step case, the variables modified in the loop are havocked, i.e., they are assigned a nondeterministic
value at the beginning of the loop. Then the invariant property is assumed, and at the end of the loop the invariant property is asserted (cf.
Eq. (4) (SC)). By default, CBMC stops when a counterexample for a property is found, but to check the step case, we require a reversed
termination behaviour of CBMC, (option --stop-when-unsat), i.e. CBMC continues unwinding as long as the problem is SAT and
stops as soon as it is UNSAT.
Implementation of Incremental BMC for General Sequential Programs. Incremental CBMC can also be used for programs with
multiple loops. For these programs, CBMC incrementally unwinds loops one at each time. For each loop, the incremental procedure is
similar to the one described in Sect. 3.2 for a single unbounded loop. For programs with multiple loops, CBMC will unwind each loop until
it is fully unwound or until a maximum depth k is reached. We can detect that a loop is fully unwound at unwinding j < k if all states
reached at unwinding j do not satisfy the loop condition. After a loop has been unwound, CBMC continues to the next loop. This procedure
is repeated until all loops have been unwound or a bug has been found. Recursive function calls are treated similarly.
Consider the control flow graph (CFG) in Fig. 5(a). The unwinding strategy is illustrated for this CFG in Fig. 5(b). The program has
three loops with loop heads 1, 2 and 6 (2 is nested inside 1). The symbolic execution that generates the incremental BMC formula (k ) (see
Sect. 3.2) traverses the CFG and stops each time when it encounters an edge in the CFG that returns to a loop head (a so-called back-edge).
Fig. 5(b) shows three snapshots of the partially unwound CFG that correspond to the parts of the program considered by instances of the
incremental BMC formula (k ) for k  1, 2,m . We write (1) for the formula up to the first back-edge encountered that returns to the
loop head of the inner loop (2). Formula (2) extends (1) by one further unwinding of the inner loop.
12 For a comparison with alternative verification approaches, we refer to the results of the Software Verification Competition
(http://sv-comp.sosy-lab.org), where BMC-based tools rank in the top 3 every year.
13 Source code available from http://www.cprover.org/svn/cbmc/branches/peter-incremental-unwinding.
14 http://www.cprover.org/wiki/doku.php?id=how to use incremental unwinding.
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Table 1. Benchmark characteristics of industrial programs
LOC Operators Input variables State variables Observer
cond mul div/rem bool int float bool int float bool Unwindings
SAT
max 31,222 17,103 669 75 688 477 189 3876 750 107 22 106
Average 7572 4306 188 9 103 79 19 583 136 15 9 22
UNSAT
max 23,014 49,530 567 37,467 212 282 188 708 663 32 22 10
average 4854 6014 160 1257 30 51 9 163 73 3 7 10
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(a) Example program
with three loops
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(b) Incremental unwinding strategy of CBMC
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(c) Incremental unwinding strategy of 2LS
Fig. 5. Incremental unwinding strategies
Assume that m is the maximum number of unwindings of the inner loop, then (m) shows the extension of the formula to the case
where the inner loop has been unwound up to this maximum number within the first iteration of the outer loop (with loop head 1). Formula
(m + 1) will then extend (m) by a first unwinding of the inner loop (up to program location 4) for the second iteration of the outer loop.
This process continues until a failed assertion or the end of the program (8) is reached.
Implementation of Incremental BMC in 2LS. We implement a different approach to incremental BMC in the static analysis tool
2LS [SK16, BJKS15].15 2LS unwinds all loops k times and incrementally adds the (k + 1)th for all loops instead of unwinding only the
first loop encountered until it has been fully unwound.
We illustrate this unwinding strategy in Fig. 5(c), which shows the first two partial unwindings of the CFG in Fig. 5(a) that correspond
to (1) and (2), respectively. Formula (1) consists of one unwinding (up to, but not including the back-edge) for the loops 1, 2, and 6.
Formula (2) then adds another unwinding to each loop. Note that we have two times two unwindings of the inner loop (with loop head
2) now, two for each unwinding of the outer loop (loop head 1).
Structurally, this unwinding strategy is the same as the one that we use in non-incremental CBMC when calling with fixed values
for k . In comparison with incrementally unwinding a single loop, the incremental extension of the formula from k to k + 1 unwindings
in Eq. (5) is now also non-monotonic because of T (and not only because of ). This renders many optimisations that non-incremental
CBMC performs during symbolic execution such as constant propagation impossible.
15 Both CBMC and 2LS are built on top of the CPROVER framework. 2LS is publicly available at http://www.cprover.org/2LS.
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Fig. 6. Incremental versus non-incremental BMC
4.2. Incremental BMC for embedded software
We report results on industrial programs for the integration of CBMC with BTC EMBEDDEDTESTER and EMBEDDEDVALIDATOR. For
these experiments, we used 60 industrial benchmarks, which are original, unmodified code from BTC customers, mainly from automotive
applications. Unfortunately, software in the automotive domain is closed source, and hence, being subject to NDAs, these benchmarks
cannot be made public.16 These benchmarks have exactly one unbounded loop. Half of the benchmarks are bug-free (UNSAT instances),
half contain a bug (SAT instances). This benchmark suite is suitable for evaluating the performance of model checking tools in an industrial
setting as it covers a representative spectrum of embedded software.
A summary of the benchmark characteristics is listed in Table 1. Besides the number of lines of code, we give the number of conditional
operators, multiplications and divisions or remainder operations, which are a good indicator for the difficulty of the benchmark, because
they generate large formulae — for instance, for each “/” occurring in the program, CBMC has to generate a divider circuit. The surprisingly
high number of conditional operators in most of the benchmarks is due to the preprocessing of conditional assignments by BTC EMBED-
DEDTESTER and hints at the amount of branching in these benchmarks. Moreover, we list the number of input and state variables, and the
variables introduced by the observer instrumentation.
For these benchmarks, CBMC is called in incremental mode by using the option --incremental-check main.0where main.0
is the loop identifier of the unbounded loop to be unwound and checked incrementally. The loop identifiers can be obtained using the option
--show-loops.
Runtimes. We compared the incremental (i) with the non-incremental (ni) approach and evaluated the impact of slicing (s), SAT prepro-
cessing (p) and bitvector refinement (r).17 The incremental and non-incremental approaches were compared by activating none of the three
techniques, with slicing only (+s), with slicing and preprocessing (+s+p), and with all three options activated (+s+p+r). The maximum
number of loop unwindings was fixed to 10 for the UNSAT instances in order to balance a significant exploration depth with reasonable
analysis runtimes. For SAT instances, a maximum number of loop unwindings was not fixed since the incremental and non-incremental
approaches are bound to terminate when the unwinding depth reaches the depth of the bug. The number of unwindings are listed in the last
column in Table 1.
Fig. 6a gives the average geometric mean [FW86] speedup of instances that were solved by all approaches. Fig. 7 provides these results
split into SAT and UNSAT instances. We consider the (ni+s+p) approach as the baseline since it is the best non-incremental approach. Each
bar gives the average geometric mean speedup of each approach when compared to (ni+s+p). For example, (ni) has a speedup of 0.77,
i.e., (ni) is on average 0.77× as fast as (ni+s+p). On the other hand, all incremental versions are much faster than the non-incremental
versions. For example, (i) is on average over 3.5× faster than (ni+s+p) and (i+s+p) is on average over 5× faster than (ni+s+p). We observe
the following effects of the tool options: (i) slicing shows significant benefits overall (also on peak memory consumption), although the
effect is less significant for UNSAT than for SAT instances; (ii) not using formula preprocessing is a bad idea in general; and (iii) bitvector
refinement provides benefits for UNSAT instances, but produces the overhead for SAT instances, which deteriorates the overall performance
of the tool (see Fig. 7(a)). Even though the tool options have some positive effects, they are minor in comparison to the performance gains
from using the incremental approach.
Since the best incremental and non-incremental approaches were obtained with the configuration (+s+p), we will use this configuration
for both approaches for the results described in the remainder of the article.
16 To mitigate this problem, we present a detailed summary of the benchmark characteristics in Table 2 in the “Appendix A”.
17 Array refinement is not used because the benchmarks do not contain arrays.
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(b) UNSAT benchmarks
Fig. 7. Effect of slicing, SAT formula preprocessing and bitvector refinement
Incremental BMC: 27% % 2151s
Non-incremental BMC: 28% % 11,811s
Last iteration of non-incremental BMC: 784s 7 3317s
Fig. 8. Solving time versus overall runtime
Fig. 6b is a scatter plot with runtimes of the best non-incremental (ni+s+p) and incremental (i+s+p) approaches. Each point in the plot
corresponds to an instance, where the x-axis corresponds to the runtime required by the incremental approach and the y-axis corresponds
to the runtime required by the non-incremental approach. If an instance is above the diagonal, then it means that the incremental approach
is faster than the non-incremental approach, otherwise it means that the non-incremental approach is faster. SAT instances are plotted as
crosses, whereas UNSAT instances are plotted as squares. Incremental BMC significantly outperforms non-incremental BMC. For SAT
instances, the advantage of incremental BMC is negligible for the easy instances, whereas speedups are around a factor of 10 for the
medium and hard instances. For UNSAT instances, speedups are also significant and most instances have a speedup of more than a factor
of 5.
Solving vs. overall runtime. Since CBMC is used as a black-box with BTC EMBEDDEDTESTER and EMBEDDEDVALIDATOR, the non-
incremental approach has to re-parse files in each iteration. One might argue that removing this overhead is the main reason for the speedup
observed. However, the overhead for parsing files, symbolic execution and slicing when compared to generating and solving SAT formula is
similar for the incremental and non-incremental approach: 27% of the time taken by the incremental approach are spent in solving the SAT
formula (582 out of 2151 s), compared with 28% of the time taken by the non-incremental approach (3317 out of 11,811 s). We illustrate
this observation in the bar chart in Fig. 8, which plots the total runtime consisting of the time spent in generating the SAT formula and
solving it (light grey) and the overhead (dark grey) for incremental and non-incremental BMC. Unsurprisingly, as shown in the third bar in
Fig. 8, solving the instance for the largest k in the non-incremental approach (white) takes a considerable amount of time (around 24%),
when compared to the total time (white+grey) for solving the SAT formulae for iterations 1 to k (784 out of 3317 s).
An explanation for these speedups might be the size of the queries issued in both approaches. The average number of clauses per solver
call is halved from 1367k clauses for the non-incremental approach to 709k clauses for the incremental approach. Similarly, the average
number of variables is less than a third in the incremental approach when compared to the non-incremental approach, being 217 and 746k
respectively.
Peak memory consumption. Smaller query sizes also have an effect on peak memory consumption, which is reduced by 30% for UNSAT
benchmarks; for SAT benchmarks, however, we observed a 10% increase.
4.3. Code coverage on FUELSYS using BTC EMBEDDEDTESTER
As reported in the previous section, enabling CBMC to work incrementally led to significant performance gains. In order to assess whether
these improvements have practical impact in the integration of CBMC with an industrial-strength test-vector generation tool, we compared
the performance of BTC EMBEDDEDTESTER with the incremental feature of CBMC being disabled and enabled. BTC EMBEDDEDTES-
TER performs program transformations to improve performance and generates program slices for each test goal. Each of these slices is
then passed to CBMC as a subtask. In total, there are 251 subtasks. The time limit per subtask was 10 minutes and the unwinding depth
for all internal loops was 50. For unwinding depth 10 of the main loop, the incremental feature improves the overall runtime from 152.3
to 70.4 minutes, i.e. more than 2× faster, and for unwinding depth 50 from 377.4 to 108.5 minutes, i.e., more than 3× faster. In the latter
case, the rate of solved subproblems for MC/DC (i.e., not run into timeout) could be increased from 98.4% to 99.2%, i.e., two more goals
are covered.
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Fig. 10. Incremental versus non-incremental BMC on the SystemC category (+ SAT instances;  UNSAT instances)
4.4. Incremental k -induction for embedded software
To compare the performance of incremental and non-incremental approaches for k -induction, we considered the subset of UNSAT bench-
marks for which k -induction required more than 1 iteration. Note that when k -induction requires only 1 iteration, the performance of both
approaches is similar.
Figure 9 shows a scatter plot with the runtimes of incremental and non-incremental k -induction using the tool options (+s+p). Instances
that correspond to the base case are plotted as crosses, whereas instances that correspond to the step case are plotted as squares. The
runtimes for both incremental and non-incremental checking are relatively small. These are due to the small number of iterations required
by k -induction to prove the unreachability of the properties present on these benchmarks (between 2 and 4 iterations with an average of 2.4
iterations per instance). Incremental checking is on average 2× faster than non-incremental checking, on both base and step cases.
4.5. Incremental BMC for programs with multiple loops
Incremental BMC is not restricted to programs with a single loop and may also be applied to programs with multiple loops. To evaluate the
performance of incremental BMC on this kind of program, we compared the performance of incremental and non-incremental approaches
on the 62 benchmarks from the SystemC category of the Software Verification Competition benchmark set,18 because these benchmarks,
which were derived from SystemC models [CMNR10], contain many loops. Of these benchmarks, 25 are bug-free (UNSAT instances)
and 37 contain a bug (SAT instances). These benchmarks have between 2 and 19 loops with an average of 10.3 loops per instance. For
SAT instances, the depth of the bug ranges from 1 to 5 with an average depth of 2.5. When compared to industrial benchmarks, SystemC
benchmarks are smaller and have shallow bugs, which illustrates some of the differences between industrial and academic benchmarks. For
more details on these benchmarks see Table 3 in the “Appendix B”.
18 Available at https://github.com/sosy-lab/sv-benchmarks/releases/tag/svcomp15.
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(a) Incremental vs. non-incremental BMC on additional loop bench-
marks (+ SAT instances; UNSAT instances)
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(b) 2LS vs. non-incremental BMC on additional loop benchmarks
(+ SAT instances; UNSAT instances)
Fig. 11. Incremental and 2LS versus non-incremental BMC on additional loop benchmarks
We have fixed the maximum number of loop unwindings to 10 for both SAT and UNSAT instances. Note that this unwind depth is
larger than the depth of the bugs for the SAT instances. Formula slicing is not yet fully supported in incremental CBMC for programs with
multiple loops, and has been disabled for the incremental approach.
Fig. 10 gives a scatter plot with the runtimes of the incremental and non-incremental approaches for SystemC benchmarks. For the
majority of the instances, the incremental approach outperforms the non-incremental approach and for many SAT and UNSAT instances
the speedup is larger than a factor of 10. However, there are a few instances for which the non-incremental approach performs better. The
non-incremental approach unwinds all loops until a fixed unwind depth, whereas the incremental approach fully unwinds one loop before
continuing to the next loop. For some instances, fully unwinding each loop may result in the generation of larger formulae, particularly for
SAT instances. Not using slicing for the incremental approach may also result in larger formulae. The increase in formula size may explain
the observed slowdown for some instances. Overall, when considering instances solved by both approaches, the incremental approach is
faster than the non-incremental approach and the average geometric speedup is larger than a factor of 3.
Comparison with 2LS. We compared the incremental BMC implementations of CBMC and 2LS with non-incremental CBMC on 83
benchmarks from the Software Verification Competition benchmark set (categories Simple and Control Flow). These benchmarks are
representative for general, i.e. transformational rather than reactive, programs. Most of these programs have only one loop, but the assertion
is outside the loop, which distinguishes them from the embedded benchmarks. For more details on these benchmarks see Table 4 in the
“Appendix C”.
Figure 11 presents the results. Although incremental CBMC is an order of magnitude faster than non-incremental CBMC on many
benchmarks, there is a number of SAT benchmarks on which incremental CBMC is significantly slower than the non-incremental version
(Fig. 11a). The reason for this is that the unwinding strategy implemented in incremental CBMC is optimised for embedded software with
a single unbounded loop (and with the assertions inside the loop). By contrast, this behaviour cannot be observed when comparing 2LS
with non-incremental CBMC (Fig. 11b). Although 2LS is slower than incremental CBMC on many benchmarks, the unwinding strategy
of 2LS is advantageous for benchmarks where bugs “after” loops can be found with low numbers of unwinding. On such benchmarks 2LS
clearly outperforms incremental CBMC and non-incremental CBMC.
We illustrate this observed behavioural difference on the example in Fig. 5(a). Let us assume that the assertion is at program location
3 and that it fails in the third iteration of the inner loop of the first iteration of the outer loop. In this case incremental CBMC can find the
bug by only unwinding a very small part of the program that considers only one unwinding of loop 1 and three unwindings of loop 2. By
contrast, 2LS constructs a formula that has three unwindings of each loop (and actually nine instances of the inner loop!), which results
in a large formula that slows down 2LS in comparison with incremental CBMC. On the other hand, let us assume that the assertion is at
program location 8 and that it fails without entering any of the loops. Then the unwinding strategy of 2LS can find the bug in formula (1),
whereas the unwinding strategy of incremental CBMC first has to unwind all the loops up to their maximum number of iterations before it
is able to reach location 8.
5. Related work
Most related is recent work on a prototype tool NBIS [GW14], which implements incremental BMC using SMT solvers. They show the
advantages of incremental software BMC. However, they do not consider industrial embedded software and have evaluated their tool only
on small benchmarks that are very easy for both incremental and non-incremental approaches (runtimes <1 s).19
19 Unfortunately, a working version of the tool was not available.
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Bit-precise formal verification techniques are indispensable for embedded system models and implementations, that have low-level,
i.e. C language, semantics like discrete-time SIMULINK models. The importance of this topic has recently attracted attention as shown
by publications on verification using SMT Solving [HRB13, MMBC11], test case generation [PRS+12], symbolic analysis for improving
simulation coverage [AKRS08], and directed random testing [SYR08]. Yet, all these works have not exploited incremental BMC.
The test vector generation tool FSHELL [HSTV09] uses incremental SAT solving to check the reachability of a set of test goals.
However, it assumes a fixed unwinding of the loops. There is no reason why incremental BMC should not boost its performance when
increasing loop unwindings need to be considered. Test vector generation tools like KLEE [CDE08] use incremental SAT solving to extend
the paths to be explored. However, they consider only single paths at a time, whereas BMC explores all paths simultaneously.
Incremental SAT solving has important applications in other verification techniques like the IC3 algorithm [Bra12, EMB11] and
incremental BMC is standard for hardware verification [JS05, Wie11]. We show that the speedups of incremental SAT solving reported
in [ES03b] regarding k -induction on small HW circuits carry over to industrial embedded software.
6. Conclusions and future work
We claim that incremental BMC is an indispensable technique for industrial embedded software verification based on BMC. To underpin
this claim, we report on the successful integration of our incremental extension of CBMC into an industrial embedded software verifica-
tion tool. Our experiments demonstrate one-order-of-magnitude speedups from incremental approaches on industrial embedded software
benchmarks for BMC and k -induction. These performance gains result in faster property verification and higher test coverage, and thus, a
productivity increase in embedded software verification.
Incremental BMC is effective on embedded software because of its specific properties (one big unbounded loop, whereas other loops
are bounded). Nonetheless, we can also expect benefits for general software where loops and control structures are more irregular. We
implement support for incremental BMC for programs with multiple loops in two tools, using different loop unwinding strategies. Our
experimental evaluation shows that the version of incremental BMC implemented in CBMC works well on programs with multiple loops
that are akin to embedded programs, whereas 2LS’s approach is better suited for general programs. Even though the engineering aspects
of both approaches for multiple loops can still be improved, we already observe significant speedups in comparison to the non-incremental
approach that show the applicability of incremental BMC beyond embedded software.
There are several opportunities to further improve the performance of BMC and k -induction for embedded programs in practice. It is
often difficult to find bugs that require many unwindings using BMC because of the exponentially increasing amount of time and memory
necessary to solve the generated SAT formulae. Kroening et al. [KLW15] present a loop acceleration technique that is sound for BMC, i.e.
it adds short-cut paths to the program that have the effect of many loop iterations without introducing spurious behaviour. We would like
to investigate how this technique can be combined with incremental BMC.
It has been shown [BDW15, BJKS15] that powerful verification tools can be built by strengthening the step case in k -induction with
additional invariants that are inferred using abstract interpretation techniques. This approach can be further extended by using incremental
loop unwindings [BJKS15]. However, a comprehensive study on the practical benefit for embedded programs has not yet been conducted.
Regarding general programs, we are planning to implement support for recursion in 2LS so that we can compare it with incremental
unfolding of recursions in CBMC. Also, we would like to add a slicing operator that supports multiple loops and recursion.
A promising application of incremental BMC is the analysis of concurrent programs through sequentialisations (e.g. [ITF+14]). In-
crementality could be exploited in two ways in this context: by incrementally increasing the number of unwinding of loops (which might
also augment the number of threads) and for increasing the number of context switches that are considered. The challenge is to find good
encodings of these sequentialisations that allow us to use incremental SAT solving efficiently.
Open Access This article is distributed under the terms of the Creative Commons Attribution 4.0 International License
(http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution, and reproduction in any medium, provided you
give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes
were made.
Appendix A: Industrial benchmark characteristics
See Table 2.
Appendix B: SystemC benchmark characteristics
See Table 3.
Appendix C: Additional loop benchmarks characteristics
See Table 4.
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Table 2. Embedded software benchmark characteristics (name of the benchmark and application domain, lines of code, number of operators
(cond(a?b:c), mul(*), div/rem(/,%)), number of boolean/integer/floating point input and state variables, number of boolean variables introduced
by the observer instrumentation, number of loop unwindings considered; k-induction was performed on the instances marked with *)
Name LOC Operators Input variables State variables Observer
cond mul div/rem bool int float bool int float bool Unwindings
automotive sat 01 3762 2032 82 1 14 282 0 229 50 0 3 12
automotive sat 02 1854 189 79 1 78 4 0 165 7 0 3 15
automotive sat 03 15,277 17,103 669 75 230 244 0 868 275 0 1 9
automotive sat 04 13,853 16,908 601 59 208 219 0 741 266 0 1 12
automotive sat 05 469 193 90 11 1 0 0 17 3 0 3 21
automotive sat 06 10,702 5117 646 1 7 54 19 28 60 22 16 5
automotive sat 07 10,970 5068 646 1 7 54 19 27 62 22 15 4
automotive sat 08 3656 2657 79 1 14 61 26 20 68 30 16 2
automotive sat 09 253 34 79 1 0 3 0 23 4 0 3 103
automotive sat 10 604 117 79 1 23 7 0 81 10 0 3 40
automotive sat 11 592 115 79 1 23 7 0 79 10 0 3 48
automotive sat 12 1978 2201 79 1 0 0 0 4 172 0 3 53
automotive sat 13 1980 2198 79 1 0 0 0 4 172 0 3 55
automotive sat 14 1222 216 79 1 0 26 0 94 67 0 3 56
automotive sat 15 5020 3172 79 1 18 4 0 115 22 0 3 17
automotive sat 16 2578 4572 89 4 1 20 105 3 22 107 17 2
automotive sat 17 2580 4592 89 4 1 20 105 2 22 107 18 1
automotive sat 18 2740 4718 89 4 1 20 105 2 24 107 16 2
automotive sat 19 27,456 3579 177 7 546 95 0 3426 438 0 1 12
automotive sat 20 27,456 3579 177 7 546 95 0 3426 438 0 1 16
automotive sat 21 31,222 3705 178 7 688 477 0 3876 750 0 1 12
automotive sat 22 30,834 3620 177 7 652 476 0 3837 744 0 1 14
automotive sat 23 1270 508 102 5 6 66 0 79 124 9 16 1
automotive sat 24 1272 501 102 5 6 66 0 78 124 9 17 3
automotive sat 25 1282 506 102 5 6 67 0 79 128 9 15 1
automotive sat 26 321 28 79 1 6 2 0 36 2 0 3 106
avionics sat 2214 1413 79 2 30 16 0 189 52 0 1 20
fuelsys sat 01 9402 16,603 311 6 0 0 4 31 5 8 22 1
fuelsys sat 02 9404 16,757 311 6 0 0 4 31 5 8 22 1
fuelsys sat 03 5746 8521 224 3 0 0 4 30 5 7 19 1
automotive unsat 01* 3761 2032 82 1 14 282 0 229 50 0 3 10
automotive unsat 02 3762 2032 82 1 14 282 0 229 50 0 3 10
automotive unsat 03 1579 889 79 1 0 38 0 75 4 0 3 10
automotive unsat 04 1853 189 79 1 78 4 0 165 7 0 3 10
automotive unsat 05 503 321 106 19 1 0 0 21 3 0 3 10
automotive unsat 06 13,259 16,672 545 59 188 207 0 708 232 0 1 10
automotive unsat 07 464 193 90 11 1 0 0 17 3 0 3 10
automotive unsat 08 23,014 49,530 536 37,467 92 220 0 697 304 0 1 10
automotive unsat 09 4768 3334 79 1 0 26 0 215 663 0 3 10
automotive unsat 10 1035 160 79 1 30 4 0 115 29 0 1 10
automotive unsat 11 12142 5859 567 0 7 54 19 27 60 22 17 10
automotive unsat 12 12518 6242 567 0 7 54 19 27 62 22 15 10
automotive unsat 13* 4726 3091 42 0 14 61 26 30 71 32 16 10
automotive unsat 14* 591 115 79 1 23 7 0 79 10 0 3 10
automotive unsat 15* 1977 2198 79 1 0 0 0 4 172 0 3 10
automotive unsat 16 2339 559 82 9 22 56 0 170 79 0 3 10
automotive unsat 17* 1399 258 79 1 0 29 0 106 73 0 3 10
automotive unsat 18* 5021 3172 79 1 18 4 0 115 22 0 3 10
automotive unsat 19* 7979 12,127 119 15 0 0 0 5 16 0 3 10
automotive unsat 20* 6217 686 88 2 212 87 0 697 60 0 1 10
automotive unsat 21* 5230 1043 81 2 99 24 0 511 112 0 1 10
automotive unsat 22 190 97 90 11 0 0 0 4 31 0 1 10
automotive unsat 23 659 93 79 1 9 1 0 75 10 0 3 10
automotive unsat 24 3554 787 81 52 16 79 0 226 45 0 3 10
automotive unsat 25 1575 184 79 1 38 0 0 199 15 0 3 10
avionics unsat 2329 1413 79 2 30 16 0 188 52 0 1 10
fuelsys unsat 01* 5146 17,271 214 5 0 0 3 11 0 5 21 10
fuelsys unsat 02 7806 19,764 215 6 0 0 4 31 5 8 22 10
fuelsys unsat 03 7804 19,764 215 5 0 0 4 31 5 8 22 10
fuelsys unsat 04 3340 11,671 205 3 0 0 3 15 0 3 18 10
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Table 3. SystemC benchmark characteristics (name of the benchmark, lines of code, number of loops, and number of loop unwindings considered)
Name LOC Loops Unwindings
bist cell unsat.cil.c 240 2 10
kundu unsat.cil.c 290 5 10
mem slave tlm.1 unsat.cil.c 724 13 10
mem slave tlm.2 unsat.cil.c 729 13 10
mem slave tlm.3 unsat.cil.c 734 13 10
mem slave tlm.4 unsat.cil.c 739 13 10
mem slave tlm.5 unsat.cil.c 744 13 10
pc sfifo 1 unsat.cil.c 172 4 10
pc sfifo 2 unsat.cil.c 214 4 10
pc sfifo 3 unsat.cil.c 258 4 10
pipeline unsat.cil.c 400 3 10
token ring.01 unsat.cil.c 210 5 10
token ring.02 unsat.cil.c 270 6 10
token ring.03 unsat.cil.c 330 7 10
token ring.04 unsat.cil.c 390 8 10
token ring.05 unsat.cil.c 450 9 10
token ring.06 unsat.cil.c 510 10 10
token ring.07 unsat.cil.c 570 11 10
token ring.08 unsat.cil.c 630 12 10
token ring.09 unsat.cil.c 690 13 10
token ring.10 unsat.cil.c 750 14 10
token ring.11 unsat.cil.c 810 15 10
token ring.12 unsat.cil.c 870 16 10
token ring.13 unsat.cil.c 930 17 10
toy unsat.cil.c 315 6 10
kundu1 sat.cil.c 233 4 3
kundu2 sat.cil.c 285 5 2
pc sfifo 1 sat.cil.c 173 4 1
pc sfifo 2 sat.cil.c 215 4 1
pipeline sat.cil.c 400 3 5
token ring.01 sat.cil.c 217 5 3
token ring.02 sat.cil.c 277 6 3
token ring.03 sat.cil.c 337 7 3
token ring.04 sat.cil.c 397 8 3
token ring.05 sat.cil.c 457 9 3
token ring.06 sat.cil.c 517 10 3
token ring.07 sat.cil.c 577 11 3
token ring.08 sat.cil.c 637 12 3
token ring.09 sat.cil.c 697 13 3
token ring.10 sat.cil.c 757 14 3
token ring.11 sat.cil.c 817 15 3
token ring.12 sat.cil.c 877 16 3
token ring.13 sat.cil.c 937 17 3
token ring.14 sat.cil.c 875 16 3
token ring.15 sat.cil.c 935 17 3
toy1 sat.cil.c 317 6 3
toy2 sat.cil.c 314 6 3
transmitter.01 sat.cil.c 197 6 2
transmitter.02 sat.cil.c 256 7 2
transmitter.03 sat.cil.c 315 8 2
transmitter.04 sat.cil.c 374 9 2
transmitter.05 sat.cil.c 433 10 2
transmitter.06 sat.cil.c 492 11 2
transmitter.07 sat.cil.c 551 12 2
transmitter.08 sat.cil.c 610 13 2
transmitter.09 sat.cil.c 669 14 2
transmitter.10 sat.cil.c 728 15 2
transmitter.11 sat.cil.c 787 16 2
transmitter.12 sat.cil.c 846 17 2
transmitter.13 sat.cil.c 905 18 2
transmitter.15 sat.cil.c 905 18 1
transmitter.16 sat.cil.c 961 19 1
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Table 4. Additional loop benchmark characteristics (name of the benchmark, lines of code, number of loops, and number of loop unwindings
considered)
Name LOC Loops Unwindings
cdaudio unsat.i.cil.c 8433 20 10
diskperf unsat.i.cil.c 4285 2 10
floppy2 unsat.i.cil.c 30,942 181 10
floppy unsat.i.cil.c 7772 23 10
parport unsat.i.cil.c 10271 37 10
s3 clnt.blast.01 unsat.i.cil.c 1585 1 10
s3 clnt.blast.02 unsat.i.cil.c 1583 1 10
s3 clnt.blast.03 unsat.i.cil.c 1583 1 10
s3 clnt.blast.04 unsat.i.cil.c 1583 1 10
s3 srvr.blast.01 unsat.i.cil.c 1686 1 10
s3 srvr.blast.02 unsat.i.cil.c 1682 1 10
s3 srvr.blast.06 unsat.i.cil.c 1750 1 10
s3 srvr.blast.07 unsat.i.cil.c 1702 1 10
s3 srvr.blast.08 unsat.i.cil.c 1706 1 10
s3 srvr.blast.09 unsat.i.cil.c 1702 1 10
s3 srvr.blast.10 unsat.i.cil.c 1694 1 10
s3 srvr.blast.11 unsat.i.cil.c 1702 1 10
s3 srvr.blast.12 unsat.i.cil.c 1714 1 10
s3 srvr.blast.13 unsat.i.cil.c 1702 1 10
s3 srvr.blast.14 unsat.i.cil.c 1726 1 10
s3 srvr.blast.15 unsat.i.cil.c 1718 1 10
s3 srvr.blast.16 unsat.i.cil.c 1738 1 10
cdaudio simpl1 unsat.cil.c 2899 1 10
diskperf simpl1 unsat.cil.c 1413 1 10
floppy simpl3 unsat.cil.c 1467 1 10
floppy simpl4 unsat.cil.c 2056 1 10
s3 clnt 1 unsat.cil.c 757 1 10
s3 clnt 2 unsat.cil.c 763 1 10
s3 clnt 3 unsat.cil.c 796 1 10
s3 clnt 4 unsat.cil.c 763 1 10
s3 srvr 1 unsat.cil.c 862 1 10
s3 srvr 1a unsat.cil.c 200 1 10
s3 srvr 1b unsat.cil.c 130 1 10
s3 srvr 2 unsat.cil.c 849 1 10
s3 srvr 3 unsat.cil.c 848 1 10
s3 srvr 4 unsat.cil.c 849 1 10
s3 srvr 6 unsat.cil.c 943 1 10
s3 srvr 7 unsat.cil.c 874 1 10
s3 srvr 8 unsat.cil.c 884 1 10
test locks 10 unsat.c 116 1 10
test locks 11 unsat.c 126 1 10
test locks 12 unsat.c 136 1 10
test locks 13 unsat.c 146 1 10
test locks 14 unsat.c 156 1 10
test locks 15 unsat.c 166 1 10
test locks 5 unsat.c 66 1 10
test locks 6 unsat.c 76 1 10
test locks 7 unsat.c 86 1 10
test locks 8 unsat.c 96 1 10
test locks 9 unsat.c 106 1 10
s3 clnt.blast.01 sat.i.cil.c 1585 1 7
s3 clnt.blast.02 sat.i.cil.c 1583 1 6
s3 clnt.blast.03 sat.i.cil.c 1583 1 6
s3 clnt.blast.04 sat.i.cil.c 1583 1 6
s3 srvr.blast.01 sat.i.cil.c 1686 1 4
s3 srvr.blast.02 sat.i.cil.c 1682 1 4
s3 srvr.blast.03 sat.i.cil.c 1682 1 4
s3 srvr.blast.04 sat.i.cil.c 1682 1 4
s3 srvr.blast.06 sat.i.cil.c 1747 1 6
s3 srvr.blast.07 sat.i.cil.c 1702 1 6
s3 srvr.blast.08 sat.i.cil.c 1703 1 10
s3 srvr.blast.09 sat.i.cil.c 1702 1 6
s3 srvr.blast.10 sat.i.cil.c 1691 1 10
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Table 4. continued
Name LOC Loops Unwindings
s3 srvr.blast.11 sat.i.cil.c 1702 1 5
s3 srvr.blast.12 sat.i.cil.c 1711 1 6
s3 srvr.blast.13 sat.i.cil.c 1702 1 6
s3 srvr.blast.14 sat.i.cil.c 1723 1 6
s3 srvr.blast.15 sat.i.cil.c 1715 1 10
s3 srvr.blast.16 sat.i.cil.c 1735 1 6
s3 clnt 1 sat.cil.c 757 1 6
s3 clnt 2 sat.cil.c 763 1 6
s3 clnt 3 sat.cil.c 796 1 6
s3 clnt 4 sat.cil.c 763 1 6
s3 srvr 10 sat.cil.c 872 1 1
s3 srvr 11 sat.cil.c 863 1 7
s3 srvr 12 sat.cil.c 960 1 6
s3 srvr 13 sat.cil.c 885 1 4
s3 srvr 14 sat.cil.c 892 1 2
s3 srvr 1 sat.cil.c 858 1 4
s3 srvr 2 sat.cil.c 849 1 4
s3 srvr 6 sat.cil.c 946 1 1
test locks 14 sat.c 156 1 1
test locks 15 sat.c 156 1 1
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